Home->Products->MSB->FPG398-3000-4-Z4-Q2

FPG398-3000-4-Z4-Q2

FPGA Module, Virtex XC2V3000-4; 4MB ZBT SRAM; 2MB QDR SRAM; 4x 400MB/sec Digital Bus interface

Overview | Features | Benefits | Layout | Block Diagram | User Manual

FPG398-3000-4-Z4-Q2

Overview

The latest versions of the Xilinx Virtex-II are being used to the fullest of their potentials and offers the benefit of QDR and ZBT-RAM with no less than four 400MB/sec Digital Buses for general purpose I/O and interface to high-speed DAQ/DSP Modules, six interModule ComPorts and an enhanced 32-bit Global Bus interface to a Carrier.

Key Features:

Single width module
Virtex IItm range of FPGA devices as user programmable resource.
3M Gates equivalent or more of software configurable resource. XC2V3000-4 FF1152 package
4 Banks of 512Kb x 18 of high speed ZBT SRAM, 4 Mbytes
2 Banks of 512Kb x 18 of high speed QDR-SRAM, 2 Mbytes
6 ComPorts or DL Interface (Datapipe Links @ 100Mbytes/sec.), 72 I/O pins
32-bit Global Connector for Host-PC transfers, 78 I/O pins
Four 400MB/sec Digital Bus Interfaces, 240 I/O pins 
4 Status LEDs
External clock
LVDS Interface and memory expansion options
JTAG Diagnostics Port
TIM Standard compatible
12 months warranty

Benefits

Simple prototyping for hardware solutions to typical DSP algorithms
Scaleable and flexible system configuration
Higher performance than conventional DSPs
Expansion of memory or I/O interfaces using mezzanine cards
VHDL Source to module interfaces available as 'Shareware'.
The 400MB/sec Digital Bus provides 60 I/O pins each and they are available to the user as general purpose I/O pins and uses the high-speed connector system from Samtec and use the 'Blue Ribbon' cables from Precision Interconnect.

Layout for the FPG398-3000-4-Z4-Q2 (PDF):
Layout for the FPG398-3000-4-Z4-Q2

CLICK for Block Diagram (PDF):
Block diagram for FPG398-3000-4-Z4-Q2

User Manual (PDF)

 

Copyright © 2000-2006 DSP Research, Inc. All rights reserved. All trademarks acknowledged.

Send questions and comments to webmaster.